jtag | simple commandline jtag stuff

by swetland C Version: Current License: No License

X-Ray Key Features Code Snippets Community Discussions(10)Vulnerabilities Install Support

kandi X-RAY | jtag Summary

jtag is a C library typically used in Embedded System, Arduino applications. jtag has no bugs, it has no vulnerabilities and it has low support. You can download it from GitHub.

Quick hack commandline tools to interact with Altera FPGA Virtual JTAG interfaces, using the USB Blaster device (as integrated on Terasic dev boards, etc). Not terribly fancy or optimized but only depends on libusb-1.0. Currently does not support multiple devices on the chain. jtag.c - provides simple jtag interface jtag-virtual.c - provides simple virtual jtag interface. jload.c - example of using the virtual jtag interface for a downloader interface with a CTRL/ADDR/DATA register set. CTRL[0] asserts reset, writes to DATA store to [ADDR] and auto-increment ADRR. jinfo.c - dumps idcode and virtual jtag hub and device info table. Why? Scripting the Altera quartus_stp tool in TCL was driving me nuts.

Support

Quality

Security

License

Reuse

Support

jtag has a low active ecosystem.

It has 26 star(s) with 5 fork(s). There are 5 watchers for this library.

It had no major release in the last 6 months.

There are 1 open issues and 0 have been closed. There are 1 open pull requests and 0 closed requests.

It has a neutral sentiment in the developer community.

The latest version of jtag is current.

Quality

jtag has 0 bugs and 0 code smells.

Security

jtag has no vulnerabilities reported, and its dependent libraries have no vulnerabilities reported.

jtag code analysis shows 0 unresolved vulnerabilities.

There are 0 security hotspots that need review.

License

jtag does not have a standard license declared.

Check the repository for any license declaration and review the terms closely.

Without a license, all rights are reserved, and you cannot use the library in your applications.

Reuse

jtag releases are not available. You will need to build from source code and install.

Top functions reviewed by kandi - BETA

kandi's functional review helps you automatically verify the functionalities of the libraries and avoid rework.
Currently covering the most popular Java, JavaScript and Python libraries. See a Sample of jtag

Get all kandi verified functions for this library.

jtag Key Features

No Key Features are available at this moment for jtag.

jtag Examples and Code Snippets

No Code Snippets are available at this moment for jtag.

Community Discussions

Trending Discussions on jtag

Unable to start debug session with OpenOCD/Clion

Could not find FPGA device on the board for connection 'Local': Ultra96-Board Ubuntu

Cannot start J-Link GDB Server on Ubuntu

targets/stm32f1x.cfg:74: Error: target requires -dap parameter instead of -chain-position! OpenOCD

MicroBlaze without Vitis

target not halted error when flashing sample into stm32

SWIG Attribute Error: module has no attribute 'delete_...'

Tcl passing value of a variable

How to start openOCD on ARM M1 MacBook

ocd assertion fault when connecting gdb

QUESTION

Unable to start debug session with OpenOCD/Clion

Asked 2022-Mar-29 at 00:27

I'm currently trying to set up CLion for embedded development. Running 'build' by itself creates the executable without any issues, but trying to start the debugger fails with the following error:

...

ANSWER

Answered 2022-Mar-25 at 11:46

"Unable to reset target" is the key line in what you have posted.

If you don't have a hardware reset line available, try changing your openOCD configuration to include:

Source https://stackoverflow.com/questions/71608471

QUESTION

Could not find FPGA device on the board for connection 'Local': Ultra96-Board Ubuntu

Asked 2022-Mar-20 at 16:49

I am following the "Developing Zynq UltraScale+ MPSoC Hardware Technical Training Course" on Hackster.io for a basic Hello World program on my Ultra96 board.

Once I was at Lab2's end, I was supposed to launch my Hello World program on the Zynq MPSoC. However, I got this warning:

...

ANSWER

Answered 2022-Jan-26 at 13:28

I was searching around the web and found this post.

Since I am on Ubuntu, I went to the standard installation path for my Vivado/SDK. It should look a bit like this:

/tools/Xilinx/SDK/2018.3/

There, I found a "cable drivers" directory:

../data/xicom/cable_drivers/lin64/install_script/install_drivers

The content of this directory should be:

Source https://stackoverflow.com/questions/70784441

QUESTION

Cannot start J-Link GDB Server on Ubuntu

Asked 2021-Nov-22 at 10:59

I am currently working on the ARM Cortex-M4 inside the NXP i.MX8M Mini. I am able to compile a project for M4 on Eclipse IDE on an Ubuntu VM. I would now like to debug on the M4 via a SEGGER Flasher ARM probe, still from Ubuntu.

My probe is well recognized by Ubuntu, and I can launch the J-Link GDB server by simply typing the command :

...

ANSWER

Answered 2021-Nov-22 at 10:59

As @KamilCuk said, the problem came from the udev rules.

So you just have to copy the rules provided by Segger with J-Link Software on the system:

Source https://stackoverflow.com/questions/70063916

QUESTION

targets/stm32f1x.cfg:74: Error: target requires -dap parameter instead of -chain-position! OpenOCD

Asked 2021-Nov-04 at 15:38

I am using OpenOCD to flash code into a black-pill (STM32f103). It worked a week ago but after updating ubuntu (it's the only thing I can think of that changed) it gives me an error when flashing the code.

...

ANSWER

Answered 2021-Nov-04 at 15:38

Since version 0.11.0 OpenOCD doesn't create the DAP(Debug Access Point) isn't automatically created. Change the line for:

Source https://stackoverflow.com/questions/69841521

QUESTION

MicroBlaze without Vitis

Asked 2021-Sep-09 at 21:22

Has anyone managed to connect a MicroBlaze instantiated in a Xilinx FPGA to anything other than the Xilinx tools (SDK or Vitis) for download and debugging?

I'm targeting a VCU29 and have licenses from Xilinx for Vivado etc; I have already extracted the libraries, source and GCC tools and constructed a makefile that will build my applications.

I'm resigned to using Vitis to load the initial bitfile but would really like to download the code and operate the JTAG from a tool that better matches SW development flow - Eclipse with OpenOCD? Perhaps over the built-in USB->Serial->JTAG interface? I believe I'd be content with just the interface offered through GDB.

I'd really like to know if anyone has tried this with either success or failure or maybe has one of those "Why don't you just..." lateral thinking ways of solving the problem.

...

ANSWER

Answered 2021-Sep-09 at 21:22

Yes, my team does not use Vitis or SDK to build, deploy, or connect to MicroBlazes.

If you generate your BSP and a linker script with Vitis, you can then build using mb-gcc and link with mb-ld directly. To get these into your PATH, just source the settings script that Xilinx provides with their tools in /settings64.sh.

As for loading and debugging - if you source the same script, then you will have access to xsdb. Once you have XVC running (i.e. connecting to your board with Vivado HW manager), then you can launch xsdb and inside run connect or connect -xvc-url :: if you are running on a different host. While connected, you can run targets to identify your MicroBlaze, and then select the MicroBlaze with target 5.

While you have the MicroBlaze selected, you can load and run a number of debugging commands. Just run help while connected to see your options.

Source https://stackoverflow.com/questions/68624804

QUESTION

target not halted error when flashing sample into stm32

Asked 2021-Aug-11 at 21:04

I have the stm32 nucleo board wb55rg and am trying to flash some examples into it like blinky and a custom sample, but when am trying to flash the project into the board after building it, I am getting the same error (timed out while waiting for target halded) and I dont know how to deal with it. I was searching on internet and I found some info's about OCD and I didn't really understand. I am not using STMCubeIDE only zephyr's sample blinky. Can anyone help me with that ? I am using linux OS from VM box and a simple blinky sample from zephyr.

...

ANSWER

Answered 2021-Aug-11 at 21:04

I have found the problem of this issue. This board was used its previous owner has changed some togle pins on the board. So I searched for the default pins of stm32wb55rg and when I set the default pins the error was solved. Thanks a lot everyone who has made a reply to this post in order to help me find out what was going on.

Source https://stackoverflow.com/questions/68704671

QUESTION

SWIG Attribute Error: module has no attribute 'delete_...'

Asked 2021-Jul-16 at 20:37

I have been trying to get this to work for a while now. I am trying to wrap a LOT of c++ classes in swig, but I can't even get the first one to work. The error is at the bottom. Here is my interface file, setup.py, and class file.

Interface

...

ANSWER

Answered 2021-Jul-16 at 20:37

So I saw the answer in the link below before but didn't understand what it was saying. Basically, my process to build swig didn't include making a new _jcm.so. So pretty much the first time I ran it was it, and after that all the changes I made to the .i or the code or setup.py didn't mean anything because the _jcm.so wasn't being rewritten. In my case, I run a "make clean" from my make file and it deletes the _jcm.so. After that I build the _jcm.so again, and then run setup.py.

Simple, but hard to find.

http://swig.10945.n7.nabble.com/Req-module-object-has-no-attribute-delete-TSP-CA-td2271.html

Source https://stackoverflow.com/questions/68413302

QUESTION

Tcl passing value of a variable

Asked 2021-Jun-08 at 21:26

I have a procedure which reads a register from a specified address: "rd_addr $jtag_master 0x00"

I'd like to remove the "$jtag_master" input, and instead use a global variable declared at the beginning of the script, which I can then use in other procedures. The initial declaration is currently implemented through use of another procedure, "set_dev".

...

ANSWER

Answered 2021-Jun-07 at 00:14

From the global documentation:

This command has no effect unless executed in the context of a proc body. If the global command is executed in the context of a proc body, it creates local variables linked to the corresponding global variables

Basically, global variable_name needs to be used inside each proc that wants to refer to the global variable of that name.

Source https://stackoverflow.com/questions/67864612

QUESTION

How to start openOCD on ARM M1 MacBook

Asked 2021-May-02 at 18:00

I'm having a hard time getting openocd to start. I attached an STM32F3 Discovery board. When I run openocd -f interface/stlink.cfg -f target/stm32f3x.cfg I get the following error:

...

ANSWER

Answered 2021-Apr-29 at 20:47

Turned out that the cable I used was just a power cable which didn't support data transmission.

With a proper mini USB cable that has all 4 lines it worked right away.

Source https://stackoverflow.com/questions/67324561

QUESTION

ocd assertion fault when connecting gdb

Asked 2021-Apr-26 at 01:45

I am debugging board STM32f4 Discovery on Ubuntu 20.04 with openocd and arm-none-eabi-none. Things work well until yesterday. Today, when I connect the gdb to localhost:4444, following assertion happened and ocd quit:

...

ANSWER

Answered 2021-Apr-26 at 01:45

I found the issue: I scale up the clock speed without switching to appropriate Flash Latency so the debugger will lose the track of program address as mentioned here, in Clocks and initial settings part: https://vjordan.info/log/fpga/first-steps-with-the-stm32f4.html

Source https://stackoverflow.com/questions/67041370

Community Discussions, Code Snippets contain sources that include Stack Exchange Network

Vulnerabilities

No vulnerabilities reported

Install jtag

You can download it from GitHub.

Support

For any new features, suggestions and bugs create an issue on GitHub. If you have any questions check and ask questions on community page Stack Overflow .

Find more information at: